I. Polian, "Session Summary I: Quantum informatics: Classical circuit synthesis, resource optimisation and benchmarking," 2012 IEEE 21st Asian Test Symposium(ATS), Niigata, Japan Japan, 2012, pp. 49.
doi:10.1109/ATS.2012.88
keywords:{},
url:doi.ieeecomputersociety.org/10.1109/ATS.2012.88